1. Introduction {#sec1-nanomaterials-07-00158}
===============

Graphene is a 2D structure possessing high thermal conductivity \[[@B1-nanomaterials-07-00158]\], high mobility and electrical conductivity \[[@B2-nanomaterials-07-00158]\], maximum surface to volume ratio, low contact resistance \[[@B3-nanomaterials-07-00158],[@B4-nanomaterials-07-00158],[@B5-nanomaterials-07-00158]\] and easy down-scaling \[[@B6-nanomaterials-07-00158]\]. All these properties make it suitable for electronics devices \[[@B7-nanomaterials-07-00158]\], chemical sensors, photodetectors \[[@B8-nanomaterials-07-00158]\] and solar cells \[[@B9-nanomaterials-07-00158]\]. The graphene/silicon (Gr/Si) junction is one of the simplest devices in a hybrid graphene-semiconductor technology. It offers the opportunity to study the physical phenomena that occur at the interface between a gapless 2D and a semiconducting 3D material. The underlying physics in Gr/Si junctions is not yet fully understood. These devices can behave as Schottky diodes and exhibit a rectifying behavior, with current-voltage (I-V) forward characteristics described by the thermionic theory and bias-dependent reverse saturation current. The growing reverse-bias current has been explained by the modulation of the Schottky barrier caused by the low density of states of graphene \[[@B10-nanomaterials-07-00158]\].

In this paper, we characterize a planar Gr/Si junction where part of the graphene is in contact with the n-type silicon, while the remaining part extends over the SiO~2~ insulating layer, forming a metal-oxide-semiconductor (MOS) capacitor ([Figure 1](#nanomaterials-07-00158-f001){ref-type="fig"}a). We demonstrate that the Gr/SiO~2~/Si MOS capacitor ([Figure 1](#nanomaterials-07-00158-f001){ref-type="fig"}b) is able to affect the electrical features of the Gr/Si junction and contributes to its high optical responsivity.

2. Results and Discussion {#sec2-nanomaterials-07-00158}
=========================

[Figure 1](#nanomaterials-07-00158-f001){ref-type="fig"}c shows the I-V characteristics of the device in semi-logarithmic scale, measured in dark and in the $300 - 400\ K$ temperature range. The device exhibits a rectifying behavior, with a rectification ratio of up to $10^{3}$, saturated reverse current, turn-on voltage of $\sim 0.5\ V$ at $1\ {nA}$ current and $310\ K,$ and forward current exponentially growing until reaching the series-resistance $R_{S}$ limited region, characterized by a downward curvature.

The I-V behavior can be expressed by the thermionic emission model \[[@B10-nanomaterials-07-00158]\]: $$I = I_{0}\left\lbrack {\exp\left( \frac{qV}{nkT} \right) - 1} \right\rbrack$$ where $n$ is the ideality factor, $q$ is the electron charge, $T$ the temperature, and $k$ the Boltzmann constant. $I_{0}$ is the reverse saturation current (leakage) which is expressed as $$I_{0} = AA^{*}T^{2}\exp\left( {- \frac{\mathsf{\Phi}_{b0}}{kT}} \right)$$ with $A = 4 \times 10^{- 4}{\ {cm}}^{2}$ the active device area, $A^{*} = 112\ A{cm}^{- 2}K^{- 2}$ the theoretical effective Richardson constant for n-Si and $\mathsf{\Phi}_{b0}$ the Schottky barrier height. The ideality factor accounts for mechanisms other than pure thermionic injection as well as for defects or unwanted insulating layers, inadvertently introduced at the Gr/Si interface during the fabrication process. Defects and insulating patches can introduce Schottky barrier inhomogeneity.

We extracted the Schottky barrier height and the effective Richardson constant from the Richardson plot shown in [Figure 1](#nanomaterials-07-00158-f001){ref-type="fig"}d. Rewriting Equation (2) in the form: $$\ln\left( \frac{I_{0}}{T^{2}} \right) = \ln\left( {AA^{*}} \right) - \frac{\mathsf{\Phi}_{b0}}{k}\frac{1}{T}$$ $\mathsf{\Phi}_{b0}$ and $A^{*}$ can be evaluated from the slope and the intercept of the plot of $\ln\left( I_{0}/T^{2} \right)$ vs. $10^{3}/T$, respectively. The resulting $A^{*} = 4.78 \times 10^{- 5}\ A{cm}^{- 2}{\ K}^{- 2}$ is significantly lower than the theoretical value in metal-semiconductor junctions, and $\mathsf{\Phi}_{b0} = 0.52\ {eV}$. The origin of a lower effective Richardson constant, which has often been a matter of discussion \[[@B11-nanomaterials-07-00158],[@B12-nanomaterials-07-00158]\], can be attributed to the presence of an insulating layer at Gr/Si interface, such as native oxide. Rewriting Equation (2) as: $$I_{0} = AA^{*}T^{2}\exp\left( {- \mathsf{\chi}^{1/2}\mathsf{\delta}} \right)\exp\left( {- \frac{\mathsf{\Phi}_{b0}}{kT}} \right)$$ with the introduction of a tunneling attenuation factor $\exp\left( {- \mathsf{\chi}^{\frac{1}{2}}\ \mathsf{\delta}} \right),$ where $\mathsf{\chi}$ (expressed in $eV$) is the mean barrier height and $\mathsf{\delta}$ (expressed in $\mathring{\mathrm{A}}$) is the thickness of the insulating layer (a dimensional constant of $\left\lbrack {2\left( {2m^{*}} \right)\hslash^{2}} \right\rbrack^{\frac{1}{2}} \approx 1.01{\ {eV}}^{\frac{1}{2}}\ \mathring{\mathrm{A}}^{- 1}$ is commonly omitted), $m^{*}$ is the effective electron mass, $\hslash$ is the reduced Planck constant, the Richardson constant can be redefined as $$A^{**} = A^{*}\exp\left( {- \mathsf{\chi}^{1/2}\mathsf{\delta}} \right)$$

Assuming that $A^{*} = 112\ A{cm}^{- 2}\ K^{- 2}$ and $\mathsf{\chi} \approx 3\ {eV}$ for a SiO~2~ interfacial layer, $A^{**} = 4.78 \times 10^{- 5}\ A{cm}^{- 2}{\ K}^{- 2}$ and $\mathsf{\delta} \sim 8.5\ \mathring{\mathrm{A}}$ are extracted from the intercept of the Richardson plot. The interface insulating layer, which has been confirmed by X-ray photoelectron spectroscopy measurements (not reported, here, for brevity), reduces the minority-carrier tunneling current without affecting the majority carrier current, which is from diffusion, and raises the majority injection efficiency \[[@B13-nanomaterials-07-00158],[@B14-nanomaterials-07-00158]\].

The series resistance $R_{S}$ can be evaluated using Cheung's method \[[@B15-nanomaterials-07-00158]\]. Taking into account the voltage drop on the series resistance, $R_{S}I$, Equation (1) becomes $$I = I_{0}\left\lbrack {\exp\left( \frac{q\left( {V - R_{S}I} \right)}{nkT} \right) - 1} \right\rbrack$$

From Equation (6), when −1 can be neglected, two equations can be derived, both yielding $R_{S}$: $$\frac{dV}{d\ln\left( I \right)} = IR_{S} + n\left( \frac{kT}{q} \right)$$ and $$H\left( I \right) = V - n\left( \frac{kT}{q} \right)\ln\left( \frac{I}{AA^{**}T^{2}} \right)$$ where $H\left( I \right)$ is defined as $$H\left( I \right) = IR_{S} + n\mathsf{\Phi}_{b0}$$

[Figure 2](#nanomaterials-07-00158-f002){ref-type="fig"}a plots $dV/d\ln I$ vs. $I$ at $310\ K$. In the $R_{S}$ limited region, Equation (7) predicts a straight line with slope and intercept that can be used to extract the series resistance $R_{S}$ and the ideality factor $n$, respectively.

Once the ideality factor is determined, the right-hand side of Equation (8) can be computed from the current and bias voltage measured in the $R_{S}$ limited region. According to Equation (9), the $H\left( I \right)$ vs. *I* plot ([Figure 2](#nanomaterials-07-00158-f002){ref-type="fig"}b), is a straight line whose slope and intercept are the series resistance and the product $n\mathsf{\Phi}_{b0}$, respectively. Averaging the values extracted from Equations (7)--(9), $R_{S} \sim 400\ k\mathsf{\Omega}$, while from Equation (9), $\mathsf{\Phi}_{b0} \approx 0.52\ {eV}$, a value in agreement with the barrier height previously estimated with the Richardson method.

[Figure 2](#nanomaterials-07-00158-f002){ref-type="fig"}c plots the Schottky barrier height and the ideality factor as a function of temperature. The Schottky barrier height $\mathsf{\Phi}_{b0}$ increases with the temperature while the ideality factor $n$ decreases. This behavior confirms that the thermionic emission is the dominant carrier conduction process at high temperature, while at lower temperature, the increase of $n$ indicates the presence of other transport phenomena, such as the generation-recombination of charges in the depletion layer and tunneling through the barrier \[[@B16-nanomaterials-07-00158],[@B17-nanomaterials-07-00158]\].

We studied the photoresponse of the device by shining light from the top, on the entire device. [Figure 2](#nanomaterials-07-00158-f002){ref-type="fig"}d compares the room-temperature I-V curves obtained in darkness and at different illumination intensities from a white LED lamp. The forward current remains unchanged, while the reverse current increases until it exceeds the forward current at the maximum illumination of $5\ {mW}/{cm}^{2}$. This photocurrent corresponds to a maximum responsivity $\mathcal{R} = \left( {I_{light} - I_{dark}} \right)/P_{in} = 2.5\ A/W$, where $P_{in}$ is the incident optical power, and $I_{light}$ and $I_{dark}$ are the reverse currents at $V = - 2.5\ V$ with and without illumination, respectively. [Figure 2](#nanomaterials-07-00158-f002){ref-type="fig"}e,f displays the reverse current at $V = - 2.4\ V$ in a sequence of light ON/OFF pulses, and show that the photoresponse of the device is limited by the measurement rate of our source measurement unit ($2\ {Hz}$). The high photocurrent is the result of the peculiar geometry of the device, which is composed of the Gr/Si diode in parallel with the Gr/SiO~2~/Si MOS capacitor. In forward bias, the positive voltage on graphene causes accumulation of electrons (majority carriers) at the Si/SiO~2~ interface of the MOS capacitor. These electrons do not affect the forward current of the Gr/Si diode, which is controlled by the injection rate of electrons over the barrier. In reverse bias, the electrons cannot overcome the barrier, and the saturation current is mainly due to minority carriers (holes). The reverse current can thus be increased by enhancing the concentration of minority carriers, e.g., by shining light. Upon illumination, photogenerated holes are attracted by the negative bias of graphene to the Si/SiO~2~ interface of the MOS region. Their diffusion to Gr/Si junction originates the observed high photocurrent. Indeed, the motion of such holes to the Gr/Si junction is favored by the band bending from the Gr/SiO~2~/Si to the Gr/Si region, as shown by the band diagrams of [Figure 3](#nanomaterials-07-00158-f003){ref-type="fig"}.

It has been shown that the same mechanism, when applied to thermally generated minority carriers, contributes to the high leakage of the Gr/Si junctions \[[@B16-nanomaterials-07-00158]\].

To further investigate the carrier distribution in the graphene-controlled Si substrate, we performed a room-temperature capacitance-voltage (C-V) characterization in the dark and under illumination ([Figure 4](#nanomaterials-07-00158-f004){ref-type="fig"}). The capacitance measurements were performed in the $- 3\ V$ to $1\ V$ dc bias range and with ac small-signal of $100\ {mV}$ amplitude and $10\ {kHz}$ frequency.

Focusing on the dark curve (black solid line) in [Figure 4](#nanomaterials-07-00158-f004){ref-type="fig"}a, it can be noticed that the measured capacitance is dominated by the MOS capacitor, which is in accumulation, at positive bias. As the voltage is lowered below zero, the MOS enters the weak depletion region, which corresponds to a decreasing capacitance. However, a change in the capacitance behavior occurs at $V \approx - 0.25\ V$, as highlighted in the inset of the figure. The decreasing capacitance in the range $- 2\ V < V < - 0.25\ V$ is likely dominated by the depletion capacitance of the reverse biased Schottky diode. For $V < - 2\ V$, the quasi bias-independent capacitance indicates that the MOS, which is now in deep inversion, dominates again over the Schottky diode. Below $- 2\ V$, the minority carriers are not able to follow the $10\ {kHz}$ oscillations, and the MOS is in deep depletion, with the capacitance at its lowest plateau value (the reverse-bias decreasing capacitance of the Schottky diode is negligible in this region). Under high illumination, electron-hole pairs are photogenerated in the depletion region and holes accumulate at the Si/SiO~2~ interface forming an inversion channel, which raises the MOS capacitance to a value comparable to the one in accumulation at positive voltage. Otherwise stated, at the lowest biases and under high illumination, the device shows the typical C-V plots of a MOS on p-type semiconductor. This indicates that the photogeneration rate is able to provide enough positive charge to invert the n-Si and that the channel can follow the oscillation of the small ac signal.

The holes of the inversion channel of the MOS capacitor, injected in the Gr/Si region, cause the high photocurrent of the device, as previously stated.

The interpretation of the Gr/Si dominating capacitance in the range $- 2\ V < V < - 0.25\ V$ is confirmed by the linear behavior of the $1/C^{2}$ vs. $V$ plot, shown in [Figure 4](#nanomaterials-07-00158-f004){ref-type="fig"}b. For a Schottky non-ideal diode the inverse square of reverse-bias capacitance is a linear function of the bias \[[@B16-nanomaterials-07-00158]\]:$$\frac{1}{C^{2}} = \frac{2n\left\lbrack {n\left( {\mathsf{\Phi}_{b0} - \mathsf{\Phi}_{n} - kT} \right) - qV} \right\rbrack}{A^{2}q^{2}\mathsf{\varepsilon}_{S}N_{d}},$$ where $N_{d}$ is the doping density, $\mathsf{\varepsilon}_{S} = 11.7\mathsf{\varepsilon}_{0}$ is the silicon permittivity, and $\mathsf{\Phi}_{n} = kT\ln N_{c}/N_{d}$ with $N_{c} = 12\left( {2\mathsf{\pi}m^{*}\ kTh^{- 2}} \right)^{\frac{3}{2}}$, the effective density of states in the conduction band. According to Equation (10), the barrier height $\mathsf{\Phi}_{b0}$ can be evaluated from the x-intercept, $V_{0}$, of the straight line fitting the $1/C^{2}$ vs. $V$ plot and results $$\mathsf{\Phi}_{b0} = \frac{V_{0}}{n} + kT\ln\left( \frac{N_{c}}{N_{d}} \right) + kT \approx 0.47{eV},$$ ($N_{d} = 4.5 \times 10^{14}{\ {cm}}^{- 3}$ is the substrate doping and $n = 3.8$ is the measured room-temperature ideality factor). The obtained value of $\mathsf{\Phi}_{b0}$ is close to the barrier height extracted from the Richardson's plot and from the Cheung's method.

A similar model has been recently proposed in \[[@B18-nanomaterials-07-00158]\], where photocharge generation in the Gr/SiO~2~/Si MOS region has been confirmed by scanning photocurrent measurements. High responsivity, broadband and fast Gr/Si photodetectors were also reported in \[[@B19-nanomaterials-07-00158],[@B20-nanomaterials-07-00158]\].

3. Materials and Methods {#sec3-nanomaterials-07-00158}
========================

The device was fabricated from a lightly doped n-silicon wafer with a resistivity of $10\ \mathsf{\Omega}{cm}$. A SiO~2~ layer with a thickness of $\sim 245\ {nm}$ was deposited by chemical vapor deposition (CVD), after that a $10\ \mathsf{\mu}m$-wide trench was patterned by lithography. The SiO~2~ layer was removed from the trench area by a hydrofluoric acid treatment immediately before graphene deposition. This procedure reduced the possibility that oxide will form on the surface. The graphene sheet had been obtained by CVD on Cu foil. In the next step, a graphene sheet of $\sim 1 \times 0.4{\ {cm}}^{2}$ was deposited on the wafer, acting both as anode of the Gr/Si junction and top electrode of the Gr/SiO~2~/Si MOS capacitor. Ohmic metal contact to graphene was fabricated by evaporating a Ti/Au metal stack through a shadow mask, while the Si substrate was contacted by depositing Ag paste on an area with removed SiO~2~ and appropriately scratched to produce ohmic contact. For I-V and C-V measurements, the Ti/Au pad was the forcing lead (anode) while the Ag contact on the Si substrate was grounded. Further information about the fabrication process can be found in \[[@B16-nanomaterials-07-00158]\]. Both the I-V and C-V characterizations were performed with the two-probe method, using a Keithley 4200-SCS and a Janis ST-500 micromanipulated probe station. The photoresponse was investigated using a light source consisting of an array of white LEDs with controllable intensity up to $5\ {mW}/{cm}^{2}$ and spectrum in the range $420 - 720\ {nm}$ with two peaks at $454\ {nm}$ and $536\ {nm}$, respectively.

4. Conclusions {#sec4-nanomaterials-07-00158}
==============

In conclusion, we characterized a hybrid device consisting of a Gr/Si junction in parallel with a Gr/SiO~2~/Si MOS capacitor. We used I-V curves at different temperatures to extract the relevant parameters of the Schottky junction. More importantly, we reported a very high photocurrent, which can exceed the forward current. Using C-V characterization, we proved that the MOS capacitor acts as a reservoir of photo-generated minority carriers. Such excess minority carrier injected into the junction region is the origin of the observed high reverse photocurrent. Hence, the parasitic MOS capacitor enhances the photoresponse of the Gr/Si diode.
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![(**a**) Schematic view of the device and (**b**) equivalent circuit; (**c**) I-V characteristic of the Gr/Si junction for decreasing temperature from $400\ K$ to $300\ K$. The temperature values listed in the figure are measured with an error of $\pm 1\ K$. The inset shows the I-V characteristic at $310\ K$ in linear scale; (**d**) Richardson plot of $\ln\left( {I_{0}/T^{2}} \right)$ versus $10^{3}/T$.](nanomaterials-07-00158-g001){#nanomaterials-07-00158-f001}

![Cheung's plot of (**a**) d*V*/dln(*I*) versus *I* and (**b**) *H*(*I*) vs. *I*. (**c**) Temperature dependence of ideality factor and barrier height. (**d**) Room-temperature I-V characteristics of the Gr/Si junction under different illumination levels from a white LED array. (**e**,**f**) Dynamic measurement of the photocurrent at reverse bias $V = - 2.4\ V$ and light intensity of $5\ {mW}/{cm}^{2}$, showing a time response with rise and fall time of $\sim 0.5\ s$, corresponding to the time resolution of the source-measurement unit.](nanomaterials-07-00158-g002){#nanomaterials-07-00158-f002}

![(**a**) Band diagram of the n-type Si substrate along the surface below the Gr/SiO~2~/Si MOS capacitor and the Gr/Si diode, showing that diffusion of photogenerated holes towards the diode area is energetically favored. Band diagram of the Gr/Si junction in (**b**) forward and (**c**) reverse bias (the thin tunneling SiO~2~ interfacial layer is omitted).](nanomaterials-07-00158-g003){#nanomaterials-07-00158-f003}

![(**a**) Small-signal ($100\ {mV}$ and $10\ {kHz}$) C-V measurements in dark and under different illumination levels. The inset highlights a crossover point between two regions where the capacitance of the device is dominated by the Schottky diode ($V < - 0.25\ V$) and the MOS capacitor $(V > - 0.25\ V)$, respectively. (**b**) $\frac{1}{C^{2}} - V$ plot of the device under study.](nanomaterials-07-00158-g004){#nanomaterials-07-00158-f004}
